Contents lists available at SciVerse ScienceDirect

Thin Solid Films



journal homepage: www.elsevier.com/locate/tsf

Performance enhancement of triisopropylsilylethynyl pentacene organic field effect transistors with inkjet-printed silver source/drain electrodes achieved via dispersible reduced graphene oxide

Jingon Jang ^a, Yeoheung Yoon ^b, Hyunhak Jeong ^a, Hyungwoo Lee ^a, Younggul Song ^a, Kyungjune Cho ^a, Seunghun Hong ^a, Hyoyoung Lee ^b, Takhee Lee ^{a,*}

^a Department of Physics and Astronomy, Seoul National University, Gwanak-ro, Gwanak-gu, Seoul 151-742, Korea ^b Department of Energy Science, Department of Chemistry, Sungkyunkwan University, 300 Cheoncheon-dong, Jangan-gu, Suwon, Gyeonggi-do 440-746, Koreas

ARTICLE INFO

Article history: Received 28 December 2012 Received in revised form 30 June 2013 Accepted 4 July 2013 Available online 14 July 2013

Keywords: Organic field effect transistor triisopropylsilylethynyl (TIPS) pentacene Reduced graphene oxide Inkjet printing

ABSTRACT

We report a performance enhancement of triisopropylsilylethynyl (TIPS) pentacene organic field effect transistors (OFETs) obtained by treating the surface of SiO₂/Si substrate with dispersible reduced graphene oxide (rGO). The source and drain electrodes were patterned with inkjet-printed highly conductive silver. The sheet resistance of inkjet-patterned silver electrodes has found to be ~1 Ω/\Box , which is comparable to that of typical vacuum-evaporated silver electrodes. The electrical performance has improved by rGO treatment, with a morphology improved for the active TIPS pentacene layer. The rGO treatment increased the morphological grain size of TIPS pentacene, resulting in a decreased number of interfacial trapping sites in the carrier transport paths. The field effect mobility of the TIPS pentacene OFETs, following the rGO surface treatment, was improved from 0.082 cm²/V·s to 0.141 cm²/V·s.

© 2013 Elsevier B.V. All rights reserved.

1. Introduction

Organic field effect transistors (OFETs) have been widely studied in recent years due to their simple device architecture, low-cost manufacturing processes, ease of fabrication, flexibility, unlimited variety of available materials, low operating temperatures, and multitude of potential applications [1–3]. A considerable number of focused studies have achieved device performance for OFETs comparable to that of amorphous silicon devices. The device performance and stability of OFETs mainly depend on the electrode/channel and dielectric/channel interfaces [4,5]. To improve carrier transport at the electrode/channel contact, a suitable candidate electrode material has been widely sought to replace the traditionally used expensive Au or indium tin oxide. For example, we previously demonstrated that the device performance of pentacene OFETs using a multilayer graphene film as a source/drain electrode was enhanced over that of an Au-electrode pentacene OFET [6]. Similarly, intensive research has been conducted on improving the dielectric/channel interface to increase device performance. The morphology of the active channel layer in OFETs is closely related to the properties of the gate dielectric/channel interface, acting as a major factor in determining carrier transport in OFETs [5]. For OFETs that use SiO₂ as a back gate dielectric layer, an octadecyltrichlorosilane (OTS) self-assembled monolayer (SAM) treatment has commonly been used to create a more suitable active channel layer morphology to improve

OFET mobility [4,7]. OTS surface treatment of the SiO₂ dielectric/channel interface can enhance the device performance of OFETs by improving molecular ordering, grain size, and packing [5,8–10].

Recently, graphene has increased in significance and has been widely studied due to its many advantageous properties such as large-area synthesis, high intrinsic mobility, good thermal and electrical conductivity, and transparency [11,12]. Possessing excellent conduction properties, graphene sheets have commonly been used in electrodes for electronic and photonic devices, including thin film transistors, memory devices, photovoltaic cells, and light-emitting diodes [11,13,14]. Graphene sheets were initially obtained by mechanically exfoliating bulk highly ordered pyrolytic graphite. Currently, epitaxial chemical vapor deposition is generally used to synthesize graphene sheets. However, these routes are less effective for large-scale fabrication, motivating research on graphene materials that can be chemically processed, such as graphene oxide (GO). The use of strong oxidizing agents to produce GO is the most common alternative to graphite exfoliation [15].

In general, GO is synthesized by the Brodie, Staudenmaier, or Hummers method: the GO aromatic lattice contains epoxides, carbonyls, alcohols, and carboxylic groups [16–18]. Unlike graphene, GO has the considerable advantage of being able to be processed in solution and manufactured in bulk, increasing the scope of applications for GO. For example, GO has been used as an active layer in non-volatile resistive memory devices, as a channel layer in thin film FETs, and as a gate dielectric layer in carbon nanotube transistors [15,19–22]. GO can also be used to produce dispersible reduced



^{*} Corresponding author. Tel.: +82 2 880 4269; fax: +82 2 884 3002. *E-mail address:* tlee@snu.ac.kr (T. Lee).

^{0040-6090/\$ -} see front matter © 2013 Elsevier B.V. All rights reserved. http://dx.doi.org/10.1016/j.tsf.2013.07.008

graphene oxide (rGO) through the removal of epoxides and carbonyl groups by a strong reducing agent, such as hydrazine or hydrogen iodide (HI) [23,24]. Although the loss of carbon atoms during reduction results in an incomplete lattice structure, rGO exhibits graphene-like electronic behavior with high chemical and mechanical stability. So it has been widely used as not only the electronic components such as active layer and conducting electrodes but also interfacial electronic contacts preventing the formation of metallic short circuits [23–27].

In this study, we fabricated triisopropylsilylethynyl (TIPS) pentacene OFETs by using dispersible rGO as surface treatment material on SiO₂/Si substrate prior to TIPS pentacene deposition where inkjet-printed silver electrodes were used as the source and drain electrodes. We observed performance enhancement of the OFETs with an rGO coating on SiO₂/Si substrate due to morphological improvements at the dielectric/channel interfaces. The rGO treatment increased the morphological grain size of the TIPS pentacene, reducing the number of interfacial traps in the carrier transport paths. Characterization of the TIPS pentacene OFETs using the well-known OTS SAM treatment showed similar morphological changes in the TIPS pentacene active layer and a similar enhancement in the electrical performance.

2. Experimental details

2.1. Synthesis of reduced graphene oxide

GO powder was prepared from natural graphite powder (Bay Carbon, SP-1 graphite) using the modified Hummers and Offenman method with H_2SO_4 , NaNO₃, and KMnO₄ [18,28]. Four grams of prepared GO was dispersed in 1.5 L of acetic acid. The dispersion was sonicated until it became clear. HI (80 ml) was then added to the mixture, which was stored at 40 °C for 40 h under constant stirring. The product was isolated by filtration and washed with saturated so-dium bicarbonate (500 ml), distilled water (500 ml), and acetone (200 ml) before being vacuum-dried overnight at room temperature to yield the rGO powder (~3 g) [29].

2.2. Device fabrication

Fig. 1 shows a schematic of our TIPS pentacene OFET device. To fabricate the devices, first, a Si wafer with a 100-nm-thick SiO_2 layer was cleaned by a standard solvent-cleaning process (using acetone

followed by 2-propyl-alcohol (IPA) and then de-ionized (DI) water in an ultrasonic bath for 20 min) and dried at 150 °C for 30 min on a hot plate to evaporate the residual solvent and moisture. The source and drain electrodes were patterned with inkjet-printed highly conductive silver. The advantages of the inkjet printing-based electrode process over the typical vacuum-evaporation electrode process include decreased material wastage, low cost, and scalability to large-area manufacturing [30]. The inkjet patterning process involves printing by a metal-organic solvent precursor-type ink (INKTEC TEC-IJ-010, 15 wt% silver content and 9 ~ 15 cps viscosity) on a piezoelectric inkjet printer (Dimatix DMP 2800). We used only one jetting nozzle, out of 16 nozzles in a silver ink-filled cartridge, to prevent undesirable angular errors in the patterning. The silver ink was printed twice at a drop velocity of approximately 7 m/s, a jetting voltage of approximately 20 V, a drop spacing of 25 µm, a meniscus set point of 2 inches H₂O, a cartridge print height of 1 mm, and a jetting frequency of 5.0 kHz, while the plate temperature and cartridge temperature were maintained at 40 °C and 35 °C, respectively. Following printing of the source/drain electrodes, the substrate was sintered at 150 °C for 30 min on a hot plate. At the moment when the metal-organic silver ink reached on target surface, the shape of ink droplet was maintained instantaneously (the upper image of Fig. 2(a)) because it takes very short time for ink drop to reach on substrate. When the sintering heat was applied, the rigid silver-solvent mass congregated each other with gradual evaporation of solvent, so the amorphous-type silver electrode was formed after sintering (the lower image of Fig. 2(a)). For metal-organic-type silver inks, the printed electrodes are known to begin to appear shiny at temperatures over 120 °C [31].

Fig. 2(b) shows the sheet resistance of the printed silver electrodes as a function of the sintering time. The sheet resistance of conventional thermally evaporated silver electrodes is also shown for comparison. The sheet resistance of the source/drain electrodes of our OFET devices was found to be approximately 1 Ω/\Box after 30 min of curing; thus, the conductivity of the printed silver was comparable to that of a vacuum-evaporated silver electrode (~0.7 Ω/\Box). The thickness of the printed silver was ~300 nm, and the channel width (W) and length (L) of the patterned OFETs were 300 and 100 µm, respectively. After the silver electrodes were inkjet-patterned, a prepared rGO solution (0.1 wt% in *N*-methyl-2-pyrrolidone) was spin-coated at 1000 rpm for 30 sec, before being heated on a hot plate at 60 °C for 30 min to evaporate any residual solvent. Finally, 1 wt% of TIPS pentacene dissolved in anisole was drop-casted, heated at 50 °C for 20 min to form an active



Fig. 1. The schematic of fabricated device. The molecular structure of TIPS pentacene and the optical and AFM image of the dispersible rGO are shown.



Fig. 2. (a) Optical microscopy images $(20 \times)$ of an silver electrode immediately after inkjet printing, before sintering (upper image) and 30 min after sintering (lower image). (b) Sheet resistance of an inkjet-printed silver electrode after sintering times of 10, 20, and 30 min. The sheet resistance of thermally evaporated silver is also shown for comparison. The inset shows an optical capture image of a silver ink drop.

layer, and then dried overnight at room temperature in a N₂-filled glove box.

2.3. Self-assembled monolayer surface treatment

To form the OTS SAM on the SiO₂/Si substrate, the substrate was cleaned by a standard solvent cleaning process (using acetone followed by IPA and then DI water in an ultrasonic bath for 20 min) and dried with N₂ gas. The cleaned substrate was immersed in a prepared OTS solution (0.1 wt% in anhydrous toluene) for ~12 h in a glove box. Then, the modified substrate was cleaned again under running toluene and dried with N₂ gas.

3. Results and discussion

3.1. Electrical characteristics of TIPS pentacene OFETs

The electrical characteristics of the TIPS pentacene OFETs are summarized in Fig. 3. Figs. 3(a) and (b) show the transfer characteristics (drain current versus gate-source voltage) for a fixed drain-source voltage (V_{DS}) of -40 V. Figs. 3(c) and (d) show the output characteristics (drain current versus drain-source voltage) for different gate voltage ($V_{\rm C}$) values. Figs. 3(a) and (c) correspond to untreated TIPS pentacene OFETs, whereas Figs. 3(b) and (d) correspond to the devices with rGO surface treatment. It is clear that the drain current increased by an order of magnitude due to the rGO surface treatment of the SiO₂ dielectric. Also, we found that the field effect mobility of the carriers increased from 0.082 cm^2/V s to 0.141 cm^2/V s due to the rGO surface treatment. The inset of Fig. 3(b) shows the electrical characteristic of devices coated with only rGO (i.e., without TIPS pentacene deposition). The reason of no conductivity with the rGO through the source and drain electrodes is because the grain size of rGO is much smaller than the channel length in our devices (see Fig. 1). There are many discontinuities between individual rGO grains. Therefore, the leakage conducting paths are blocked, which results in typical p-type FET characteristics by TIPS pentacene.

3.2. Enhanced performance of rGO-treated OFETs

The enhanced performance of rGO-treated OFETs can be explained by the effect of dielectric/channel surface properties on the morphology of the active TIPS pentacene layer. Figs. 4(a) and (b) show atomic force microscope (AFM) topological images of untreated and rGOtreated TIPS pentacene OFETs, respectively. Cross-sectional profiles are also shown, corresponding to cuts across the dashed lines in these images. The morphological grain size and vertical gradient of the TIPS pentacene layer for the rGO-treated TIPS pentacene OFETs are significantly larger than those of the untreated TIPS pentacene OFETs. This indicates a decrease in the number density of active channel grain boundaries. Thus, the number of interfacial trapping sites and the probability of carrier scattering was also reduced, resulting in a decrease in the total channel resistance and an increase in the mobility of the rGO-treated OFET devices [4,5]. We calculated the density of interfacial trapping sites (n_{trap}) using the following equation [32,33]:

$$n_{\rm trap} = \frac{C}{q} \left(\frac{q \text{Sloge}}{kT} - 1 \right) \tag{1}$$



Fig. 3. Device characteristics of (a and c) untreated and (b and d) rGO-treated TIPS pentacene OFETs. (a and b) Drain current and square root of the drain current versus gate-source voltage at a fixed $V_{DS} = -40$ V. (c and d) Drain current versus drain-source voltage at different gate voltages. The inset in (b) shows data for rGO layer only, without TIPS pentacene.



Fig. 4. AFM images (30 μ m × 30 μ m) with cross-sectional profiles of (a) an untreated TIPS pentacene layer and (b) a rGO-treated TIPS pentacene layer. Total resistance versus channel length for (c) untreated TIPS pentacene OFETs and (d) rGO-treated TIPS pentacene OFETs, at a fixed V_G of -40 V (saturation region). Inset plots are magnified at the *y*-intercept, showing similar contact resistances for the two cases.

where *q* is the elementary charge, *S* is the subthreshold swing, *e* is Euler's number, *k* is Boltzmann's constant, and *T* is the temperature. The results for the estimated n_{trap} and other parameters are summarized in Table 1. It can be observed that the interfacial trap density decreased from 1.84×10^{13} cm⁻² to 1.33×10^{13} cm⁻², corresponding to a roughly 30% reduction from the original value.

Figs. 4(c) and (d) show the total resistance versus the channel length for untreated and rGO-treated TIPS pentacene OFETs, respectively, in the saturation region. As expected, the total resistance of untreated TIPS pentacene OFETs in the saturation region was significantly (roughly, five times) higher than that of the rGO-treated TIPS pentacene OFETs. In general, the contact resistance can be estimated by the transmission line method (TLM), in which the contact resistance is determined as the *y*-intercept of the extrapolation from the total resistance versus the channel length plot. However, if the output characteristics of the devices are nonlinear, it is not trivial to measure a constant total resistance from the initial slope at a low source-drain voltage range. In this case, the total resistance may be obtained from the saturation region instead of the low voltage region to estimate the contact resistance by modified TLM method [34].

We found that the contact resistance (*y*-intercept) was almost the same in both cases (approximately 1 M Ω), that is, the decrease of total resistance naturally means the decrease of channel resistance in the active layer. It is because the charge injection at the contact is determined by the electrode/channel interface while the rGO surface

Table 1

Device performance parameters for TIPS pentacene OFETs on ${\rm SiO}_2,$ on rGO, and with OTS SAM.

	Mobility $(cm^2/V \cdot s)$	Threshold voltage (V)	$I_{\rm on}/I_{\rm off}$	Interfacial trap density (cm ⁻²)
TIPS pentacene on SiO ₂	0.082 ± 0.031	- 12.7	2.56×10^3	1.84×10^{13}
TIPS pentacene on rGO	0.141 ± 0.049	-4.61	$2.20 imes 10^3$	1.33×10^{13}
TIPS pentacene with OTS SAM	0.215 ± 0.060	- 7.55	$1.14 imes 10^3$	$1.38 imes 10^{13}$

treatment affects the dielectric/channel interface only in terms of the transport efficiency of the channel region. The error bars in these figures were based on the standard deviation of 5–8 devices measured at each data point.

3.3. TIPS pentacene OFETs treated with OTS SAM

We also fabricated TIPS pentacene OFETs using an OTS SAM treatment, which is a widely used surface treatment method for OFETs on SiO_2/Si substrate [7,10]. Fig. 5(a) shows the transfer characteristics of the OTS SAM-treated TIPS pentacene OFETs, and Fig. 5(b) shows the channel-length dependence of the resistances of the devices. Compared with untreated TIPS pentacene OFETs (Figs. 3(a) and (c)), the OTS SAM-treated devices showed higher currents or lower resistances and higher mobilities (Table 1) due to the morphological improvements in the TIPS pentacene channel layer. The rGO surface treatment method has a very similar effect on the TIPS pentacene layer as the conventional OTS SAM treatment, in terms of the morphological enhancement of active layer and general transfer characteristics of the OFETs. Although it requires a long time to deposit SAMs on dielectric surface, this mixed structure containing rGO is simple to make and can be applied to various types of gate insulating materials other than SiO₂ dielectric to improve device performance.

4. Conclusions

We studied all solution-processed TIPS pentacene OFET devices in which the source and drain electrodes were patterned with inkjetprinted silver and dispersible rGO layer was deposited on the SiO₂/Si substrate as a surface treatment. All solution-processing techniques with inkjet printing made it possible to fabricate the devices easier and simpler than conventional manufacturing process of OFETs. The sheet resistance of the inkjet-patterned silver electrodes was comparable to that of evaporated silver electrodes. The rGO-treated OFETs exhibited improved device performance compared to untreated OFETs. The total resistance decreased dramatically for the rGO-treated OFETs, whereas the contact resistance was similar regardless of rGO treatment. The



Fig. 5. Device characteristics of TIPS pentacene OFETs with OTS SAM treatment. (a) Drain current and square root of the drain current versus gate-source voltage at a fixed V_{DS} of -40 V. (b) Total resistance versus channel length at a fixed $V_{\rm C}$ of -40 V (saturation region).

field effect mobility improved from 0.082 cm²/V·s to 0.141 cm²/V·s following rGO treatment of the OFETs. We found that the improved electrical performance of OFETs was related to the enhanced morphological grain size with the decreased number of interfacial trapping sites. Although some non-uniformity and difficulties in patterning have been observed with solution-coated rGO, we can expect that the mixed structure containing rGO will be potentially applied to various types of substrates for device performance enhancement.

Acknowledgements

The authors acknowledge the financial support from the National Creative Research Laboratory program (grant no. 2012026372) and the National Core Research Center (grant no. R15-2008-006-03002-0) through the National Research Foundation of Korea (NRF) funded by the Korean Ministry of Science, ICT & Future Planning. S.H. and H.L. acknowledge the support from the NRF grant nos. 2013-003416 and 2006-0050684, respectively.

References

- [1] D. Braga, G. Horowitz, Adv. Mater. 21 (2009) 1473.
- [2] H. Sirringhaus, Adv. Mater. 17 (2005) 2411.
- H. Klauk, Organic Electronics: Materials, Manufacturing, and Applications, John [3] Wiley & Sons, Weinheim, 2006.
- S. Lee, S. Kang, G. Jo, M. Choe, W. Park, J. Yoon, T. Kwon, Y. Kahng, D. Kim, B. Lee, T. [4] Lee, Appl. Phys. Lett. 99 (2011) 083306.
- S. Yang, K. Shin, C. Park, Adv. Funct. Mater. 15 (2005) 1806.
- S. Lee, G. Jo, S. Kang, G. Wang, M. Choe, W. Park, D. Kim, Y. Kahng, T. Lee, Adv. [6] Mater, 23 (2011) 100.
- H. Klauk, M. Halik, U. Zschieschang, G. Schmid, W. Radlik, J. Appl. Phys. 92 (2002) 5259
- [8] D. Knipp, R.A. Street, A. Volkel, J. Ho, J. Appl. Phys. 93 (2003) 347.

- [9] D.J. Gundlach, Y.Y. Lin, T.N. Jackson, S.F. Nelson, D.G. Schlom, IEEE Electron Device Lett. 18 (1997) 87.
- [10] M. Choi, S. Han, S. Lee, D. Choo, J. Jang, S. Kwon, Org. Electron. 10 (2009) 421.
- Y. Zhu, S. Murali, W. Cai, X. Li, J. Suk, J.R. Potts, R.S. Ruoff, Adv. Mater. 22 (2010) [11] 3906
- [12] O.C. Compton, S.T. Nguyen, Small 6 (2010) 711.
- W. Yu, S. Chae, S. Lee, D. Duong, Y. Lee, Adv. Mater. 23 (2011) 1889. [13] G. Jo, M. Choe, S. Lee, W. Park, Y. Kahng, T. Lee, Nanotechnology 23 (2012) [14]
- 112001. [15] D.C. Marcano, D.V. Kosynkin, J.M. Berlin, A. Sinitskii, Z. Sun, A. Slesarev, L.B.
- Alemany, W. Lu, J.M. Tour, ACS Nano 4 (2010) 4806.
- BC Brodie Ann Chim Phys 59 (1860) 466 [16]
- L. Staudenmaier, Ber. Dtsch. Chem. Ges. 31 (1898) 1481. [17]
- W.S. Hummers, R.E. Offeman, J. Am. Chem. Soc. 80 (1958) 1339. [18]
- H. Jeong, J.Y. Kim, J.W. Kim, J. Hwang, J.E. Kim, J. Lee, T. Yoon, B. Cho, S. Kim, R.S. [19] Ruoff, S. Choi, Nano Lett. 10 (2010) 4381.
- [20] C.L. He, F. Zhuge, X.F. Zhou, M. Li, G.C. Zhou, Y.W. Liu, J.Z. Wang, B. Chen, W.J. Su, [20] Chi He, H. Zhoge, K.H. Zhou, H., Gez Juba, H.Y. Liu, Y.H. Wu, P. Cui, W. H., Appl. Phys. Lett. 95 (2009) 232101.
 [21] M. Jin, H. Jeong, W. Yu, D. Bae, B. Kang, Y. Lee, J. Phys. D: Appl. Phys. 42 (2009)
- 135109
- W. Fu, L. Liu, W. Wang, M. Wu, Z. Xu, X. Bai, E. Wang, Sci. China Phys. Mech. [22] Astron, 53 (5) (2010) 828
- H.A. Becerril, R.M. Stoltenberg, M.L. Tang, M.E. Roberts, Z. Liu, Y. Chen, D. Kim, B. [23] Lee, S. Lee, Z. Bao, ACS Nano 4 (11) (2010) 6343.
- [24] S. Seo, M. Min, J. Lee, T. Lee, S. Choi, H. Lee, Angew. Chem. Int. Ed. 51 (1) (2012) 108.
- C. Lee, S. Park, R.S. Ruoff, A. Dodabalapur, Appl. Phys. Lett. 95 (2009) 023304. [25] Q. He, S. Wu, S. Gao, X. Cao, Z. Yin, H. Li, P. Chen, H. Zhang, ACS Nano 5 (2011) [26] 5038
- [27] D. Joung, A. Chunder, L. Zhai, S.I. Khondaker, Nanotechnology 21 (2010) 165202.
- [28] L.J. Cote, F. Kim, J. Huang, J. Am. Chem. Soc. 131 (2009) 1043.
- [29] I. Moon, J. Lee, R.S. Ruoff, H. Lee, Nat. Commun. 1 (2010) 73.
- [30]
- M. Singh, H.M. Haverinen, P. Dhagat, G.E. Jabbour, Adv. Mater. 22 (2010) 673.
- [31] S. Chung, S. Kim, S. Kwon, C. Lee, Y. Hong, IEEE Electron Dev. Lett. 32 (2011) 1134.
- M. McDowell, I.G. Hill, J.E. McDermott, S.L. Bernasek, J. Schwartz, Appl. Phys. Lett. [32] 88 (2006) 073505.
- [33] X.H. Zhang, B. Domercq, X. Wang, S. Yoo, T. Kondo, Z.L. Wang, B. Kippelen, Org. Electron. 8 (2007) 718.
- [34] M. Imakawa, K. Sawabe, Y. Yomogida, Y. Iwasa, T. Takenobu, Appl. Phys. Lett. 99 (2011) 233301.