Nanotechnology 23 (2012) 485201 (7pp)

# Investigation of threshold voltage instability induced by gate bias stress in ZnO nanowire field effect transistors

### Minhyeok Choe<sup>1</sup>, Woojin Park<sup>1</sup>, Jang-Won Kang<sup>1</sup>, Sehee Jeong<sup>2</sup>, Woong-Ki Hong<sup>3</sup>, Byoung Hun Lee<sup>1,2</sup>, Seong-Ju Park<sup>1,2</sup> and Takhee Lee<sup>4</sup>

<sup>1</sup> School of Materials Science and Engineering, Gwangju Institute of Science and Technology, Gwangju 500-712, Korea

<sup>2</sup> WCU Department of Nanobio Materials and Electronics, Gwangju Institute of Science and

Technology, Gwangju 500-712, Korea

<sup>3</sup> Korea Basic Science Institute Jeonju Center, Jeonju 561-180, Korea

<sup>4</sup> Department of Physics and Astronomy, Seoul National University, Seoul 151-747, Korea

E-mail: sjpark@gist.ac.kr and tlee@snu.ac.kr

Received 29 July 2012, in final form 23 September 2012 Published 6 November 2012 Online at stacks.iop.org/Nano/23/485201

#### Abstract

We investigated the threshold voltage instability induced by gate bias ( $V_G$ ) stress in ZnO nanowire (NW) field effect transistors (FETs). By increasing the  $V_G$  sweep ranges and repeatedly measuring the electrical characteristics of the ZnO NW FETs, the  $V_G$  stress was produced in the dielectric layer underneath the ZnO NW. Consequently, the electrical conductance of the ZnO NW FETs decreased, and the threshold voltage shifted towards the positive  $V_G$  direction. This threshold voltage instability induced by the  $V_G$  stress is associated with the trapping of charges in the interface trap sites located in the ZnO NW-dielectric interface. Our study will be helpful for understanding the stability of ZnO NW FETs during repetitive operations.

(Some figures may appear in colour only in the online journal)

### 1. Introduction

ZnO nanomaterials have attracted considerable attention due to their direct wide band gap ( $\sim 3.4$  eV), large exciton binding energy (~60 meV), and potential use in various applications, such as field effect transistors (FETs), chemical and biological sensing, light-emitting devices, solar cells, and logic circuits [1–7]. Specifically, the use of one-dimensional ZnO nanowires (NWs), which have a large surface-to-volume ratio, is suitable for developing an understanding of the electronic transport properties that are influenced by the surrounding environmental factors, such as ambient gases (O<sub>2</sub>, N<sub>2</sub>, and water molecules) and other attached materials (core/shell structures and other thin films). For example, the adsorption and desorption of molecules can lead to the electron trapping-detrapping effect at the surface of the ZnO NW, which changes the depletion region in the NW channel [8-11]. The interfacial properties play an important role in the performance characteristics of ZnO NW FETs. The interface-related electrical phenomena of ZnO NW FETs have been investigated under various environments using ZnO NW FETs [6–12]. For example, Li *et al* examined the properties of ZnO NW FETs by controlling the oxygen concentration in a vacuum chamber, which resulted in a change in the drain current and a shift in the threshold voltage [11]. We also examined the effects of passivation and the gate bias sweep rate on the characteristics of ZnO NW FETs under different environmental gases, including oxygen [9, 10]. When the gate bias time increased, more electrons were trapped on the ZnO NW surface by the adsorbed oxygen ions, which resulted in a reduction in the NW conduction channel [10]. However, the characteristics of ZnO NW FETs have not been thoroughly studied under repetitive operation of the gate bias.

In this study, we specifically investigated the interfacerelated phenomena of ZnO NW FETs induced by a gate bias ( $V_G$ ) sweep stress. We applied the  $V_G$  stress using



Figure 1. (a) FESEM image of a ZnO NW across the source and drain electrodes. The insets show an electron diffraction pattern (upper image) and a HRTEM image of a ZnO NW (lower image). (b) The representative  $I_{DS}-V_{DS}$  curve of a ZnO NW FET and  $I_{DS}-V_G$  (inset) before the  $V_G$  stress was applied in the dark.

different sweep ranges to the bottom-gated ZnO NW FETs. We observed that the threshold voltage ( $V_{th}$ ) shifted towards the positive  $V_G$  direction when the  $V_G$  stress was applied. This shift resulted because the  $V_G$  stress increased the depletion width in the ZnO NW conducting channel due to the electrons trapped in the ZnO NW–gate dielectric interface. Our study will enhance the understanding of the interfacial properties and stability of ZnO NW devices during repetitive operations.

### 2. Experimental details

The ZnO NWs for this study were grown on an Aucoated c-plane sapphire substrate using ZnO and graphite powders with the carbothermal reduction process. The details concerning the growth of ZnO NWs have been previously reported [15]. To fabricate the ZnO NW FET devices, the ZnO NWs were dispersed in isopropyl alcohol by sonication to detach them from the sapphire substrate, and then they were dropped onto a silicon substrate, which was a 100 nm-thick layer of SiO<sub>2</sub> that was thermally grown on heavily doped p-type silicon to function as a bottom gate. Additionally, metal electrodes consisting of Ti/Au (30/50 nm) were deposited using an electron beam evaporator and defined as the source and drain electrodes using photolithography and the lift-off process. Figure 1(a) presents a field emission scanning electron microscopy (FESEM) image of a single ZnO NW FET device. The inset of figure 1(a) shows the high-resolution transmission electron microscopy (HRTEM) image (lower right image of figure 1(a) and the corresponding electron diffraction pattern (upper right image of figure 1(a)) of this device. Finally, the fabricated ZnO NW FETs were passivated with poly(methyl methacrylate) (PMMA) to prevent the absorption of  $O_2$  or water molecules [15]. The electrical properties of the ZnO NW FETs were systematically characterized as a function of the  $V_{\rm G}$  sweep range using a semiconductor parameter analyzer (Agilent B1500A) at room temperature with a probe system in the dark. The representative output characteristics (source-drain current versus source-drain bias,  $I_{DS}-V_{DS}$ ) and transfer characteristics (source-drain current versus gate bias,

 $I_{\text{DS}}-V_{\text{G}}$ ) of the ZnO NW FETs before the  $V_{\text{G}}$  stress was applied are shown in figure 1(b) and the inset of figure 1(b), respectively. The  $I_{\text{DS}}-V_{\text{G}}$  curve (figure 1(b)) indicates the ZnO NW FET's conventional enhancement-mode n-type characteristics, i.e., a zero off-current at zero  $V_{\text{G}}$  and a positive  $V_{\text{th}}$ .

### 3. Results and discussion

## 3.1. Electrical properties of ZnO NW FETs with various $V_G$ sweep ranges

To analyze the electrical stability of the passivated ZnO NW FETs, the influence of the  $V_{\rm G}$  stress on the drain current through the NW channel was investigated. Figures 2(a)-(f)display a series of  $I_{DS}-V_G$  curves measured at different  $V_G$ sweep ranges (4, 10, 20, 30, 50, and 70 V) at a fixed drain bias  $(V_{\text{DS}})$  of 1 V. The measurements of these  $I_{\text{DS}}-V_{\text{G}}$  curves for each  $V_{\rm G}$  sweep range were repeated at least five times. After we first measured the electrical characteristics of the ZnO NW FET with a  $V_{\rm G}$  sweep range of 4 V, we waited for 1 h before we measured the device characteristics with the next V<sub>G</sub> sweep range of 10 V to prevent any decay behavior of the drain current in the ZnO NW FET [11–14]. Using the same procedure, we sequentially measured the electrical characteristics of the ZnO NW FET with V<sub>G</sub> sweep ranges of 20, 30, 50, and 70 V, waiting for 1 h after each measurement. Here, an interesting finding is that in the small  $V_{\rm G}$  sweep ranges (4, 10, 20, and 30 V), the change in the drain current was negligible, as shown in figures 2(a)-(d). However, in the large  $V_{\rm G}$  sweep ranges (50 and 70 V), the drain current of the ZnO NW FET gradually decreased during the measurements from the 1st cycle to the 5th cycle, as shown in figures 2(e)and (f). The reduction of the drain current is associated with the shift of  $V_{\rm th}$  to the positive  $V_{\rm G}$  direction. To more distinctly compare the Vth shift of the ZnO NW FET for different  $V_{\rm G}$  sweep ranges, we plotted the  $I_{\rm DS}-V_{\rm G}$  curves of the 5th cycle in figure 3(a) and those of the 1st cycle in the inset of figure 3(a).

The shift of the  $V_{\text{th}}$  for different  $V_{\text{G}}$  sweep ranges was not observed during the 1st measurement cycle, as shown in



**Figure 2.** A series of  $I_{DS}-V_G$  curves for a ZnO NW FET as a function of the  $V_G$  sweep ranges of (a) 4 V (from 4 to 8 V), (b) 10 V (from 1 to 11 V), (c) 20 V (from -4 to 16 V), (d) 30 V (from -9 to 21 V), (e) 50 V (from -19 to 31 V), and (f) 70 V (from -29 to 41 V) at a fixed  $V_{DS}$  of 1 V in the dark.



**Figure 3.** (a) The 5th measurement of the  $I_{DS}-V_G$  curves for a ZnO NW FET with different  $V_G$  sweep ranges (4, 10, 20, 30, 50, and 70 V) at a fixed  $V_{DS}$  of 1 V. The inset shows the 1st measurement of the  $I_{DS}-V_G$  curves for the same  $V_G$  sweep ranges. (b) The  $V_{th}$  as a function of the  $V_G$  sweep ranges obtained from (a). The inset is a magnified plot near the  $V_{th}$  of 5.7 V.



**Figure 4.** Repetitive 100-measurement cycles of  $I_{DS}-V_G$  curves for a ZnO NW FET after maintaining a fixed  $V_G$  of (a) -30 V and (b) 30 V for 300 s in the dark. The semi-logarithmic plots of  $I_{DS}-V_G$  curves are shown in the insets.

the inset of figure 3(a). However, during the 5th measurement cycle, the  $V_{\rm th}$  clearly shifted towards the positive  $V_{\rm G}$  direction for the large  $V_{\rm G}$  sweep ranges (50 and 70 V), as shown in figure 3(a). These results can be explained by the  $V_{\rm G}$ stress effect, which has also been observed in thin film transistors (TFTs) [16–19]. Lee et al reported an experimental and modeling study of bias-stress-induced  $V_{\rm th}$  instability in amorphous indium-gallium-zinc oxide TFTs [16]. The shift of the  $V_{\rm th}$  towards the positive  $V_{\rm G}$  direction was attributed to the trapping of charges at or near the interface of the active channel and gate dielectric layers [16–19]. Figure 3(b) displays the  $V_{\rm th}$  of the ZnO NW FET as a function of the  $V_{\rm G}$ sweep ranges obtained from figure 3(a). The  $V_{\text{th}}$  of the ZnO NW FET was determined by extrapolating the linear region of the maximum slope to the zero drain current; here, the point of maximum slope is the point where the transconductance  $(g_{\rm m} = dI_{\rm DS}/dV_{\rm G})$  is maximal [15]. The V<sub>th</sub> change was indeed negligible for the small  $V_{\rm G}$  sweep ranges (4, 10, 20, and 30 V). In these  $V_{\rm G}$  sweep ranges, the  $V_{\rm th}$  shift was observed to be less than 0.3 V. However, the  $V_{\text{th}}$  dramatically shifted to the positive  $V_{\rm G}$  direction for the large  $V_{\rm G}$  sweep ranges (50 and 70 V). The  $V_{\text{th}}$  shift for the  $V_{\text{G}}$  sweep ranges of 50 and 70 V was observed to be 1.7 and 3.4 V, respectively. Similar to TFTs [16–19], the trap sites located at the ZnO NW-SiO<sub>2</sub> dielectric interface can capture the electrons from the ZnO NW, which increases the depletion width at the bottom of the ZnO NW and then partially screens the applied gate electric field. Therefore, when the large  $V_{\rm G}$  sweep range was applied to the gate dielectric layer, a larger and positive  $V_{\rm G}$  was required to flow the drain current through the ZnO NW channel because of the lowered effective  $V_{\rm G}$ . A more detailed explanation is provided later by utilizing schematic energy band diagrams (figure 6).

### 3.2. $V_G$ stress effect on ZnO NW FETs by repetitive measurement conditions

We investigated the  $V_{\rm G}$  stress effect on the ZnO NW FETs by repeatedly measuring the  $I_{\rm DS}-V_{\rm G}$  curves 100 times after maintaining a fixed  $V_{\rm G}$  of -30 V (figure 4(a)) and 30 V (figure 4(b)) for 300 s. Before applying the  $V_{\rm G}$  stress, the  $V_{\rm th}$  of the ZnO NW FET was 5.2 V (see figure 1(b)). After maintaining a fixed  $V_{\rm G}$  of -30 V, the  $V_{\rm th}$  shifted to 0.2 V (figure 4(a), 1st curve) because the electrons that were trapped in the interface trap sites at the ZnO NW-SiO<sub>2</sub> interface were released and transferred to the ZnO NW by applying a  $V_{\rm G}$  of -30 V, which resulted in a reduction of the depletion width of the ZnO NW FET. Therefore, the electrical conductance of the ZnO NW FET increased, and the  $V_{\rm th}$  shifted towards the negative  $V_{\rm G}$  direction. When repeatedly measuring the  $I_{DS}-V_G$  curves, the  $V_G$  stress occurred in the dielectric layer, and the electrons in the NW channel were re-trapped in the interface trap sites at the ZnO NW-SiO<sub>2</sub> interface. Accordingly, the  $V_{\rm th}$  gradually shifted towards the positive  $V_{\rm G}$ direction and became saturated as the number of measurement cycles increased. In contrast, after maintaining a fixed positive  $V_{\rm G}$  of 30 V, the  $V_{\rm th}$  initially shifted to 12.4 V because the free electrons from the ZnO NW were trapped in the interface trap sites, which enlarged the depletion width of the ZnO NW FET. Consequently, the electrical conductance of the ZnO NW FET decreased, and the  $V_{\rm th}$  shifted towards the positive  $V_{\rm G}$ direction. Then, by increasing the number of measurement cycles, the  $V_{\text{th}}$  also shifted towards the positive  $V_{\text{G}}$  direction. A large number of trapped electrons in the interface trap enlarged the depletion width of the ZnO NW FET. When the  $V_{\rm G}$  stress was repeatedly applied, the concentration of electrons trapped in the ZnO NW-SiO2 interface increased, which caused the depletion width to enlarge and the  $V_{\rm th}$  to shift.

To clearly show the  $V_{th}$  shift of the ZnO NW FETs as a function of the  $V_G$  measurement cycles after maintaining a fixed  $V_G$  of either -30 or 30 V for 300 s, we extracted the individual  $V_{th}$  values from the  $I_{DS}-V_G$  curves at each cycle. As shown in figure 5(a), the  $V_{th}$  constantly shifted to the positive  $V_G$  direction due to the increased concentration of electrons trapped in the interface trap sites. When the number of measurement cycles was further increased, the  $V_{th}$  saturated because there were no more trap sites being generated [17, 18]. Figure 5(b) displays the mobility and carrier density of the ZnO NW FET as a function of measurement cycles after maintaining a fixed  $V_G$  of -30 and 30 V for 300 s. The mobility ( $\mu$ ) and carrier density ( $n_e$ ) of the ZnO NW FET can



**Figure 5.** (a) The  $V_{\text{th}}$  shift for the ZnO NW FET as a function of measurement cycles and (b) mobility and carrier density for the ZnO NW FET as a function of measurement cycles after maintaining a fixed  $V_{\text{G}}$  of -30 and 30 V for 300 s.



**Figure 6.** Schematic illustration of the cross-sectional views across the ZnO NW FET and their corresponding equilibrium energy band diagrams of (a) the 1st (initial state) measurement and (b) the 100th ( $V_G$  stress state) measurement of the  $I_{DS}-V_G$ .

be calculated from equations (1) and (2), respectively [15].

$$\mu = \frac{g_{\rm m}L^2}{V_{\rm DS}\,C_{\rm G}}\tag{1}$$

$$n_{\rm e} = \frac{Q_{\rm tot}}{e\,\pi\,r^2 L} \tag{2}$$

where  $Q_{\text{tot}}$  is the total charge in the NW ( $Q_{\text{tot}} = C_{\text{G}}|V_{\text{G}} - V_{\text{th}}|$ ) and  $C_{\text{G}}$  is the gate capacitance, which can be estimated using the model of a cylinder on an infinite metal plate as  $C_{\text{G}} = 2 \pi \varepsilon_0 \varepsilon_{\text{SiO}2} L/\cosh^{-1}(1 + h/r)$ ; here, r is the radius of the NW (~100 nm), *L* is the channel length of the NW (~3  $\mu$ m), *h* is the thickness of the SiO<sub>2</sub> layer (~100 nm),  $\varepsilon_0$  is the permittivity of free space, and  $\varepsilon_{SiO_2}$  is the dielectric constant of SiO<sub>2</sub> (~3.9). Although the electrons may not be uniformly distributed throughout the entire ZnO NW channel, the carrier density of the ZnO NW FET can be estimated by assuming a uniform distribution of electrons and at an arbitrarily chosen  $V_G$  of 25 V. For the case of maintaining a fixed  $V_G$  of -30 V, the carrier density and mobility of the ZnO NW FET were calculated to be 2.4 × 10<sup>18</sup> cm<sup>-3</sup> and 86.2 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> for the 1st cycle,  $6.3 \times 10^{17}$  cm<sup>-3</sup> and

**Table 1.** Summary of the device performance parameters that were obtained from the  $I_{DS}-V_G$  curves of the ZnO NW FETs after maintaining a fixed  $V_G$  of -30 and 30 V for 300 s.

	V <sub>G</sub> condition	$V_{\mathrm{th}}\left(\mathbf{V} ight)$	$\mu$ (cm <sup>2</sup> V <sup>-1</sup>	$n_{\rm e} \ (\times 10^{17} \ {\rm cm^{-3}})$ at s <sup>-1</sup> ) $V_{\rm G} = 25 \ {\rm V}$
-30 V	1st	0.0	86.2	24.5
	25th	16.2	104.1	8.6
	50th	18.6	116.3	6.3
	75th	19.6	122.0	5.3
	100th	20.3	114.7	4.6
+30 V	1st	12.4	89.5	12.3
	25th	18.0	110.6	6.9
	50th	19.5	115.5	5.4
	75th	19.9	120.4	5.0
	100th	20.5	121.2	4.4

116.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> for the 50th cycle, and  $4.6 \times 10^{17}$  cm<sup>-3</sup> and 114.7 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> for the 100th cycle, respectively. When the number of measurement cycles for obtaining the  $I_{DS}-V_G$  curve was increased, the carrier density decreased because of the increased concentration of trapped electrons, and the mobility increased due to the reduced scattering of electrons [20]. The electronic parameters of the ZnO NW FET for the case of maintaining a fixed  $V_G$  of -30 and 30 V are summarized in table 1.

## 3.3. Electrical transport mechanism of ZnO NW FETs under $V_G$ stress

Figure 6 shows schematic illustrations of the cross-sectional views across the ZnO NW FET and their corresponding energy band diagrams at the 1st measurement (figure 6(a)) and at the 100th measurement (figure 6(b)) by the  $V_G$ stress. The depletion width from the surface band-bending at the interfaces between the ZnO NW and its surroundings should be considered individually. Because the ZnO NW was physically placed on the SiO<sub>2</sub> substrate and passivated with a PMMA layer, the depletion width and surface barrier potential are generally different at each interface, i.e., one is the NW-SiO<sub>2</sub> interface and the other is the NW-PMMA interface. Here, for a simple discussion, we assume that the depletion width and surface barrier potential near the NW–PMMA interface remain unchanged for different  $V_{G}$ stresses with the same NW-PMMA interface trap density and uniform charge distribution in the ZnO NW. Furthermore, it is likely that the  $V_{\rm G}$  stress effect has a greater influence on the NW-SiO<sub>2</sub> interface. For the 1st measurement of the ZnO NW FET, which is the initial state, the electronic conduction  $(E_{\rm C})$  and valence  $(E_{\rm V})$  bands of the ZnO NW present a surface band-bending with a depletion width  $(W_{1st})$ and barrier potential ( $\varphi_{1st}$ ) at the NW-SiO<sub>2</sub> interface. In contrast, for the 100th measurement of the ZnO NW FET, which is the  $V_{\rm G}$  stress state, the electronic band displays a surface band-bending with a relatively larger depletion width  $(W_{100th})$  and higher barrier potential  $(\varphi_{100th})$  than those of the 1st measurement due to the increased concentration of trapped electrons induced by the  $V_{\rm G}$  stress. Therefore, in the  $V_{\rm G}$  stress state, a higher gate electric field is required to create the conducting channel in the ZnO NW. However, as shown

in the inset of figure 4(a), the subthreshold slope does not change after the ZnO NW FET has undergone the  $V_{\rm G}$  stress effect, which indicates that no additional electron trap sites at the interface of ZnO NW-SiO<sub>2</sub> were created. The larger depletion width  $(W_{100th})$  is primarily due to more electrons trapped in the traps located at the ZnO NW-SiO<sub>2</sub> interface. These trapped electrons partially screen the applied electric field such that the effective gate electric field is reduced, which corresponds to the  $V_{\text{th}}$  shift. When the  $V_{\text{G}}$  is repeatedly swept from negative to positive values, in the negative  $V_{\rm G}$ values, the trapped electrons can be released, but a period of time is required for the stress to relax. Therefore, within a few seconds between the measurement cycles, the  $V_{\rm G}$  stress continually accumulated in the dielectric layer of the ZnO NW FETs. Consequently, the observed results indicate that the enhanced density of trapped electrons resulting from the  $V_{\rm G}$ stress is expected to play an important role in the change of the depletion width and the shift of the  $V_{\text{th}}$  in the ZnO NW FET.

### 4. Conclusions

In summary, we investigated  $V_{\rm th}$  instability induced by the  $V_{\rm G}$ stress in ZnO NW FETs. Based on the transfer characteristics measured with various  $V_{\rm G}$  sweep ranges and repetitive  $V_{\rm G}$ sweep cycles, the charge trapping phenomenon was the primary cause of  $V_{\text{th}}$  instability in the ZnO NW FETs. When the V<sub>G</sub> stress was applied to the ZnO NW FET, the conduction electrons in the ZnO NW were captured in the NW SiO<sub>2</sub> interface trap sites; these trapped electrons then enlarged the depletion width of the ZnO NW, which resulted in a reduction in the effective  $V_{\rm G}$  electric field. When  $V_{\rm G}$  stress was applied, the electronic conductance decreased, and the  $V_{\rm th}$  value gradually shifted towards the positive  $V_{\rm G}$  direction. Because the  $V_{\text{th}}$  showed a strong dependence on the  $V_{\text{G}}$  stress effect in the ZnO NW FETs, the interfacial properties at the ZnO NW-dielectric layer should be considered important when the ZnO NW FETs are practically used in devices.

### Acknowledgments

This work was supported by the National Creative Research Laboratory program (Grant No. 2012026372), the National Core Research Center (Grant No. R15-2008-006-03002-0), and the World Class University Program (Grant No. R31-10026) funded by the Korean Ministry of Education, Science, and Technology (MEST).

#### References

- Kälblein D, Weitz R T, Böttcher H J, Ante F, Zschieschang U, Kern K and Klauk H 2011 Nano Lett. 11 5309
- [2] Hong W-K, Jo G, Sohn J I, Park W, Choe M, Wang G, Kahng Y H, Welland M E and Lee T 2010 ACS Nano 4 811
- [3] Bai S, Wu W, Qin Y, Cui N, Bayerl D J and Wang X 2011 Adv. Funct. Mater. 21 4464
- [4] Yang Y, Guo W, Zhang Y, Ding Y, Wang X and Wang Z L 2011 *Nano Lett.* **11** 4812
- [5] Willander M, Nur O, Zaman S, Zainelabdin A, Bano N and Hussain I 2011 J. Phys. D: Appl. Phys. 44 224017
- [6] Lee Y T, Kim J K, Ha R, Choi H-J and Im S 2011 Appl. Phys. Lett. 99 153507
- [7] Lee K Y, Kumar B, Seo J-S, Kim K-H, Sohn J I, Cha S N, Choi D, Wang Z L and Kim S-W 2012 *Nano Lett.* 12 1959
- [8] Fan Z, Wang D, Chang P-C, Tseng W-Y and Lu J G 2004 Appl. Phys. Lett. 85 5923

- [9] Song S, Hong W-K, Kwon S-S and Lee T 2008 Appl. Phys. Lett. 92 263109
- [10] Maeng J, Jo G, Kwon S-S, Song S, Seo J, Kang S-J, Kim D-Y and Lee T 2008 Appl. Phys. Lett. 92 233120
- [11] Li Q H, Liang Y X, Wan Q and Wang T H 2004 Appl. Phys. Lett. 85 6389
- [12] Zhang Y, Kolmakov A, Chretien S, Metiu H and Moskovits M 2004 Nano Lett. 4 403
- [13] Kind H, Yan H, Messer B, Law M and Yang P 2002 Adv. Mater. 14 158
- [14] Maeng J, Park W, Choe M, Jo G, Kahng Y H and Lee T 2009 Appl. Phys. Lett. 95 123101
- [15] Hong W-K et al 2008 Nano Lett. 8 950
- [16] Lee J-M, Cho I-T, Lee J-H and Kwon H-I 2008 Appl. Phys. Lett. 93 093504
- [17] Suresh A and Muth J F 2008 Appl. Phys. Lett. 92 033502
- [18] Cross R B M and De Souza M M 2006 Appl. Phys. Lett. 89 263513
- [19] Gupta D, Yoo S, Lee C and Hong Y 2011 *IEEE Trans. Electron Devices* 58 1995
- [20] Arora N 2007 MOSFET Modeling for VLSI Simulation (Singapore: World Scientific)